

FILE COPY

Receipt
CIS-057

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE


In re Application of:

Duda et al

Serial No. 09/273,806

Filed: March 22, 1999

For: A Method And Apparatus & Computer
Program Product For Borrowed-Virtual-
Time Scheduling



Art Unit: 2751

Examiner:

Tel:

RECEIVED
JAN - 4 2000
TC 2700 MAIL ROOM

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as First Class Mail, in an envelope addressed to:

Assistant Commissioner for Patents
Washington, D.C. 20231

on July 2, 1999 Arlette Malhas
Date Arlette Malhas

TRANSMITTAL FOR CERTIFICATE OF CORRECTION

Honorable Assistant Commissioner
for Patents
Washington, D.C. 20231

Dear Sir:

We enclose, a copy of the filing receipt for United States Patent Application No.

09/273,806 with the changes noted thereon. Please make the necessary corrections and return to us a corrected filing receipt. Please see title page; this is a PTO error, and therefore no fees are required.

Respectfully submitted,

Steven A. Swernofsky

Steven A. Swernofsky
Reg. No. 33,040

Dated: 7-2-99

The Law Offices of
Steven A. Swernofsky
P.O. Box 390013
Mountain View, CA 94039-0013
(650) 947-0700

FILING RECEIPT
CORRECTED



UNITED STATES DEPARTMENT OF COMMERCE
Patent and Trademark Office
ASSISTANT SECRETARY AND COMMISSIONER
OF PATENTS AND TRADEMARKS
Washington, D.C. 20231

APPLICATION NUMBER	FILING DATE	GRP ART UNIT	FIL FEE REC'D	ATTORNEY DOCKET NO.	DRWGS	TOT CL	IND-CL
09/273,806	03/22/99	2751	\$1,556.00	CIS-057	10	2100	3

DANIEL B CURTIS
POST OFFICE BOX 390013
MOUNTAIN VIEW CA 94039-0013



RECEIVED
JUL 01 1999

Receipt is acknowledged of this nonprovisional Patent Application. It will be considered in its order and you will be notified as to the results of the examination. Be sure to provide the U.S. APPLICATION NUMBER, FILING DATE, NAME OF APPLICANT, and TITLE OF INVENTION when inquiring about this application. Fees transmitted by check or draft are subject to collection. Please verify the accuracy of the data presented on this receipt. If an error is noted on this Filing Receipt, please write to the Application Processing Division's Customer Correction Branch within 10 days of receipt. Please provide a copy of the Filing Receipt with the changes noted thereon.

Applicant(s)

KENNETH J. DUDA, HILLSBOROUGH, CA; DAVID R. CHERITON,
PALO ALTO, CA.

IF REQUIRED, FOREIGN FILING LICENSE GRANTED 04/14/99

TITLE APPARATUS

METHOD, APPARATUS & COMPUTER PROGRAM PRODUCT FOR
BORROWED-VIRTUAL-TIME SCHEDULING

PRELIMINARY CLASS: 711

DATA ENTRY BY: MONROE, BEULAH

TEAM: 04 DATE: 06/22/99



(see reverse)



A

METHOD, APPARATUS & COMPUTER PROGRAM PRODUCT FOR BORROWED-VIRTUAL-TIME SCHEDULING

Background of the Invention

5 *Field of the Invention*

This invention relates to the field of scheduling electronic and computer resources.

Background

There are many circumstances where a resource is shared between elements. For example, the resources of a computer system are shared by the programs executing in the
10 computer system. In a computer system, one particular example of a shared resource is the time available to the processor that executes programs stored in the computer's memory. This resource (the processor time) is allocated to elements in the computer system (threads-of-execution) that use the processor time.

Another example of a shared resource occurs in an output-queued data switch. Such a
15 switch dispatches data received from an input port to a queue associated with the destination output port. The queue then feeds the output port. There can be a number of queues for each output port. The shared resource is the amount of time each queue (an element) has access to the output port. In other words, the shared resource is the output port's bandwidth.

In both of these cases (and many others), the available time of the resource is shared
20 between multiple elements under control of a scheduling mechanism that implements a scheduling algorithm. The scheduling mechanism can include programmed processes that are executed by a processor to effect a scheduling algorithm, circuitry that effectuates a scheduling algorithm, or other known mechanisms. In addition, the scheduling mechanism may be preemptive or non-preemptive. In the case of a computer system, a preemptively